Abstract-The scaling roadmap of devices under a "more than Moore" scenario is resulting in the emergence of new types of devices. Among them, memristors seem to be promising candidates to be suitable for various areas of application such as in memories and neuromorphic computing chips. However, memristive devices still face some challenges to be resolved before becoming a mainstream. This work analyzes the impact of two of the main reliability concerns in the design of memristive memories: variability and degradation, and proposes circuit solution to enhance their reliability.
I. INTRODUCTION
The memristor's discovery goes back to about 40 years ago when the properties of nonlinear circuit theory were being investigated by Professor Leon Chua, who proposed the existence of a fourth element called the memory resistor by examining the relationship between charge and flux [1] . However the memristor was not given high attention until recently, when HP presented a manufactured memristor in titanium dioxide [2] . The resistance value in HP memristor could vary according to the current passing through it, and could remember that value even after the current was disappeared.
As more research work was done in this field, and more devices were showing memristive-like behavior the memristor device definition was modified as any two terminal device that shows a hysteresis loop in the v-i plane by applying any bipolar periodic voltage or current waveform [3] . Regarding this, various types of non-volatile emerging devices are categorized of being memristive devices such as: Resistive Random Access Memories (RRAM), Polymetric memristor, Ferroelectric memristor, Manganite and Spintronic memristor [4] . They can all switch between low and high resistance nonvolatile states, have low power consumption and high scalability, therefore they are very good candidates for future nano-scale memories. However, these memristive devices have different characteristics in comparison with each other, and in this context, reliability is one of the main design considerations in their application for memory systems. This contribution analyzes this concern and tries to give a circuit solution for it.
II. RELIABILITY CONCERNS IN MEMRISTIVE CIRCUITS
Different types of memristive devices have been analyzed from performance metrics in memories, as it is summarized in Table I [4] . Among them, the resistive and spintronic memristors present promising specifications, and therefore has attracted many recent research works [4] . As highlighted in the table, resistive devices have decent on/off ratio, a favorable access time but a limited endurance, which might not be sufficient for embedded memory applications [5] . On the contrary, observe that the spintronic devices have a very high endurance value; appropriate access time but a low on/off ratio (K). So then, limited endurance concerns and low on/off ratio are the two reliability subjects to be considered in memory design with such devices.
The limited endurance value in resistive memristors mainly origins from their conductive filamentary basis characteristics [6, 7] where in each switching cycle a filament is created or ruptured to change the resistance value. On the other hand, the spintronic memristors function based on changing the orientation of the spin of electrons, then, their resistance on/off ratio is small and needs to be evaluated for a robust memory operation. Moreover, due to nano-scale dimension of these devices it is necessary to consider the impact of fabrication process variation on them, as well.
We consider two normal distributions for on and off resistance values shown Fig. 1 .a, for an arbitrary memristive device type. The two distributions are considered, as a matter of example, to be close as a result of degradation in spintronic memristors (on/off ratio of K~2) and therefore interfere with each other. Low on/off ratio and degradation would impose read errors in the operation of memory cell, and it cannot operate reliably. We have considered a reading reference resistance value (R ref ), and then have introduced the parameter probability error (P e ), which determines the possibility of false 978-1-4673-9209-9/15/$31.00 ©2015 IEEE read operation and plotted it while sweeping the reference value along the two distributions resistance domains (Fig 1b) . The simultaneous impact of degradation and process variability can deteriorate the memristive memory operation, making it necessary to develop techniques, which can mitigate some part of this effect. Therefore in [8] two reconfiguring schemes are proposed that enhance the memristor memory lifetime. These reconfiguring approaches are based on a dynamic testing of the memristive cells, and determining their reliability metric K for adequate robust operation.
So then, Fig. 3 .a presents a circuit under which the testing operation is possible to evaluate the robustness of a cell from the calculation of the resistance ratios K. Here the memory cell is considered to be constructed with a resistive memristor type (Mem) in a 1T1R structure of a hybrid crossbar implementation [5] . Applying the appropriate signals through the peripherals would switch the memristor between the on and off resistance values. In each phase the appropriate switches are closed and the corresponding capacitor is charged in accordance with the memristor state. When the monitoring phase is terminated each capacitor will contain a voltage in correspondence of memristor on/off state (V Con ,V Coff ) and by diving these two voltages it is possible to have a measure of the on/off ratio K, for a Rx<<Ron. If the memristive cell does not pass the test (lower K value than a given one decided from reliability concerns) it is considered a faulty cell, and the memory would reconfigure itself in accordance with its position. In this context, Fig. 3 .b presents an example for simulation of this sensing scheme in HSPICE [9] by utilizing the Stanford RRAM model [10] . Note that in this simulated case the memristive cell presents an on off resistance ratio ~23, that would be related with a reasonable robust device. In this work, first, the reliability concerns in memristive devices such as the low on/off ratio and degradation are analyzed. Then, we have introduced a measurement mechanism to evaluate the reliability status of memristive devices for reconfiguration purposes.
